## AN1061 APPLICATION NOTE

## Designing with L4978, 2A High Efficiency DC-DC Converter

by N. Tricomi and D. Arrigo

## INTRODUCTION

The L4978 is a 2A monolithic dc-dc converter, step- down, operating at fix frequency continuous mode. It is realised in BCD60 II technology, and it's available in two plastic packages, MINIDIP and SO16L. One direct fixed output voltage at $3.3 \mathrm{~V} \pm 1 \%$ is available, adjustable for higher output voltage values, till 40 V , by an external voltage divider.
The operating input supply voltage ranges from 8 V to 55 V , while the absolute value, with no load, is 60 V . New internal design solutions and superior technology performance allow to generate a device with improved efficiency in all the operating conditions and with reduced EMI due to an innovative internal driving circuit, and reduced external component counts.
While internal limiting current and thermal shutdown are today considered standard protection functions, mandatory for a safe load supply, oscillator with voltage feedforward improves line regulation and overall control loop.
Soft-start avoids output overvoltages at turn-on, while, shorting this pin to ground, the device is completely disabled, going into zero consumption state.


## AN1061 APPLICATION NOTE

## DEVICE DESCRIPTION

For a better understanding of the device and its working principles, a short description of the main building blocks is given here below, with packaging options and complete block diagram.
Figure 1 shows the two packaging options, with the pin function assignments.
Figure 1. Pins connection.


Figure 2. Block diagram.


## Power supply \& Voltage reference

The device is provided with an internal stabilised power supply (of about 12 V typ.) that powers the analog and digital control blocks and the bootstrap section.
From this preregulator, a 3.3 V reference voltage $\pm 2 \%$, is internally available.

Oscillator and voltage feedforward.
Just one pin is necessary to implement the oscillator function, with inherent voltage feedforward.
Figure 3. Oscillator internal circuit.


A resistor Rosc and a capacitor Cosc connected as shown in Figure 3, allow the setting of the desired switching frequency in agreement with the below formula:

$$
\mathrm{Fsw}_{\mathrm{sw}}=\frac{1}{\mathrm{R}_{\text {osc }} \cdot \mathrm{C}_{\text {osc }} \ln \left(\frac{6}{5}\right)+100 \cdot \mathrm{C}_{\text {osc }}}
$$

Where $\mathrm{F}_{\text {sw }}$ is in kHz , Rosc in $\mathrm{K} \Omega$ and $\mathrm{C}_{\text {osc }}$ in nF .
The oscillator capacitor, Cosc, is discharged by an internal mos transistor with $100 \Omega$ of $\mathrm{R}_{\text {dson }}$ (Q1) and during this period the internal threshold is set at 1 V by a second mos, Q 2 . When the oscillator voltage capacitor reaches the 1V threshold, the output comparator turns off the mos Q1 and turns on the mos

Figure 4. Switching frequency vs. Rosc and $\mathrm{C}_{\text {osc }}$.
 Q2, restarting the Cosc charge.
The oscillator block, shown in figure 4, generates a sawtooth wave signal that sets the switching frequency of the system.
This signal, compared with the output of the error amplifier, generates the PWM signal that will modulate the conduction time of the power output stage.
The way the oscillator has been integrated, does not require additional external components to benefit of the voltage feedforward function.
The oscillator peak-to-valley voltage is proportional to the supply voltage, and the voltage feedforward is operative from 8 V to 55 V of input supply.

$$
\Delta \mathrm{V}_{\mathrm{osc}}=\frac{\mathrm{V}_{\mathrm{CC}}-1}{6}
$$

Also the $\Delta \mathrm{V} / \Delta \mathrm{t}$ of the sawtooth is directly proportional to the supply voltage. As Vcc increases, the Ton time of the power transistor decreases in such a way to provide to the chocke, and finally also the load, the product Volttsec constant.
Figure 5 shows how the duty cycle varies as a result of the change on the $\Delta \mathrm{V} / \Delta \mathrm{t}$ of the sawtooth with the Vcc.

Figure 5. Voltage Feedforward Function.


Figure 6. Maximum Duty Cycle vs Rosc and Cosc as parameter


The output of the error amplifier doesn't change in order to maintain the output voltage constant and in regulation.
With this function on board, the output response time is greatly reduced in presence of an abrupt change on the supply voltage, and the output ripple voltage at the mains frequency is greatly reduced too.
In fact, the slope of the ramp is modulated by the input ripple voltage, generally present in the order of some tens of Volt, for both off-line and dc-dc converters using mains transformers.
The charge and discharge time are approximable to:

$$
T_{c h}=R_{o s c} \cdot C_{o s c} \cdot \ln \left(\frac{6}{5}\right)
$$

$$
\mathrm{T}_{\text {dis }}=100 \cdot \mathrm{C}_{\mathrm{osc}}
$$

The maximum duty cycle is a function of Tch, Tdis and an internal delay and is expressed by the equation:

$$
D_{\max }=\frac{R_{o s c} \cdot C_{o s c} \cdot \ln \left(\frac{6}{5}\right)-80 \cdot 10^{9}}{R_{o s c} \cdot C_{o s c} \cdot \ln \left(\frac{6}{5}\right)+100 \cdot C_{o s c}}
$$

and is represented in figure 6.

## Current Protection

The L4978 has two current limit levels, pulse by pulse and hiccup modes.
Increasing the output current till the pulse by pulse limiting current threshold (Ith1 typ. value of 3A) the controller reduces the on-time till the value of $T_{B}=300$ ns that is a blanking time in which the current limit protection does not trigger. This minimun time is necessary to avoid undesirable intervention of the protection due to the spike current generated during the recovery time of the freewheeling diode.
In this condition, because of this fixed balnking time, the output current is given by:

$$
I_{\max }=\frac{\left[V_{c C} \cdot T_{B} \cdot F_{s w}-V_{f} \cdot\left(1-T_{B} \cdot F_{s w}\right)\right]}{\left[R_{O}+\left(R_{D}+R_{L}\right)\left(1-T_{B} \cdot F_{s w}\right)+\left(R_{d s o n}+R_{L}\right) T_{B} \cdot F_{s w}\right]}
$$

Where Ro is the load resistance, Vf is the diode forward voltage. RD and RL are the series resistance of, respectively, the freewheeling diode and the choke.
Typical output characteristics are represented in figure 7.1 and 7.2.
In fig 7.1, the pulse by pulse protection is sufficient to limit the current.
In fig 7.2 the pulse by pulse protection is no more effective to limit the current due to the minimun Ton fixed by the blanking time TB, and the hiccup protection intervenes because the output peak current reachs the relative threshold.
At the pulse by pulse intervention (point A) the output voltage drops because of the Ton reduction, and the current is almost constant. Going versus the short circuit condition, the current is only limited by the series resistances RD and RL (see relation above) and could reach the hiccup threshold (point B), set $20 \%$ higher than the pulse by pulse. Once the hiccup limiting current is operating, in output short circuit
condition, the delivered average output current decreases dramatically at very low values (point C).

Figure 7.1. Output Characteristic


Figure 7. 2. Output Characteristic


Figure 8. Current Limit internal schematic circuit.


Figure 8 shows the internal current limiting circuitry. Vth1 is the pulse by pulse while Vth2 is the hiccup threshold.
The sense resistor is in series with a small mos realised as a partition of the main DMOS.
The Vth2 comparator ( $20 \%$ higher than Vth 1 ) sets the soft start latch, initialising the discharge of the soft start capacitor with a constant current (about $22 \mu \mathrm{~A}$ ). Reaching about 0.4 V , the valley comparator resets the soft start latch, restarting a new recharge cycle.
Figure 9 Shows the typical waveforms of the current in the output inductor and the soft start voltage (pin 2).

During the recharging of the soft start capacitor, the Ton increases gradually and, if the short circuit is still present, when Ton> $T_{B}$ and the output peak current reachs the threshold, the hiccup protection intervenes again. So, the value of the soft start capacitor must not be too high (in this case the Ton increases slowly thus taking much time to reach the $\mathrm{T}_{\mathrm{B}}$ value) to avoid that during the soft start slope the current exceeds the limit before the protection activation.
The folllowing diagrams of Figure 10a and Figure 10b show the maximum allowed soft-start capacitor as a function of the input voltage, inductor value and switching frequency. A minimun value of the soft start capacitance is necessary to guarantee, in short circuit condition, the functionality of the limiting current circuitry. Infact, with a capacitor too small, the frequency of the current peaks (see figure 9 ) is high and the mean current value in short circuit increases.

Figure 9. Output current and soft-start voltage


Figure 10a. Maximum Soft Start Capacitance with fsw $=100 \mathrm{kHz}$


Figure 10b. Maximum Soft Start Capacitance with fsw $=200 \mathrm{kHz}$


## Soft Start and Inhibit functions.

The soft start and the inhibit functions are realised using one pin only, pin2. Soft-start is requested to inizialise all internal functions with a correct start-up of the system without overstressing the power stage, avoiding the intervention of the current protection, and having an output voltage rising smoothly without output overshoots.
At Vcc Turn-on or having had an intervention of inhibit function, an initial $5 \mu \mathrm{~A}$ internal current generator starts to charge the soft-start capacitor, from 0 V to about 1.8 V . From this hysteretic threshold, a $40 \mu \mathrm{~A}$ current generator is activated, putting in off state the previous generator.
At this point, the output PWM starts, initiating the rising phase of the output voltage.
The soft-start capacitor is quickly discharged in case of:

- Thermal protection intervention
- Hiccup limiting current condition
- Supply voltage lower than UVLO off threshold.

The soft-start and inhibit schematic diagram is shown in figure 11.
Figure 11. Soft-Start and inhibit functions Internal Circuit .


At device turn-on, the soft-start capacitor has no charge, with 0 V at its terminals.
From 0 V to 1.8 V , switch S 3 is opened and S 4 is closed.
Soft-start capacitor is charged with $5 \mu \mathrm{~A}$.
At 1.8 V , comp1 change the output status, opening S4 and closing S3, and the device starts to generate the PWM signal, rising smothly the output voltage.
Till this moment, S 2 is opened, S 1 closed.
By closing S3, the soft-start capacitor is charged with $40 \mu \mathrm{~A}$ reaching its saturation voltage.
This procedure is repeated at each Vcc turn-on.
Turning Vcc off, the soft-start capacitor is discharged with a constant $10 \mu \mathrm{~A}$ (S2 closed, S3 closed, S1 and S 4 open), from the moment when Vcc is crossing the UVLO off threshold.
The final discharge value is 1.2 V .
In case of the Css is discharged using an external grounded element when the voltage at Css reaches the threshold of 1.3 V Comp2 resets the flip flop, S 1 is closed, S 2 is opened and the $40 \mu \mathrm{~A}$ current generator is activated.
The external switch, sinking some mA, discharges the soft-start under the 1.2 V Comp1 threshold, opening S3 and closing S4. At this point the device is in disable, sourcing only $5 \mu \mathrm{~A}$ through pin 2.
When the external grounding element is removed, the device restarts charging the soft start capaci-

## AN1061 APPLICATION NOTE

tance, initially, with $5 \mu \mathrm{~A}$ till the voltage reaches the 1.8 V threshold and Comp1 connects the $40 \mu \mathrm{~A}$ charging current generator.
In case of thermal shutdown or overcurrent protection intervention the power is turned off and the flip flop turns off S 2 and turns on S 1 . The soft-start is discharged till the voltage reaches the 1.3 V threshold, and Comp2 resets the flip flop. S1 is closed, S2 is opened and the soft-start capacitance is charged again.
Figure 11a shows the systems signals during Inhibit, overcurrent and Vcc turn off.
t 1 and t 2 can be calculated by the following equations:

$$
\mathrm{t} 1=0.36 \cdot \mathrm{Css} ; \quad \mathrm{t} 2=\frac{\mathrm{V}_{\mathrm{o}}}{\mathrm{Ich} \cdot 6 \cdot \mathrm{D}_{\max }} \cdot \mathrm{C}_{\mathrm{ss}}
$$

where Dmax is 0.95 , Css is in $\mu \mathrm{F}$ and Ich is in $\mu \mathrm{A}$.
Soft-start time (t2) versus output voltage and Css is shown in Figure 12.

Thanks to the voltage feedforward, the start-up time (t2) is not affected by the input voltage.
Figure 13 shows the output voltage start-up using different soft-start capacitance values.
It is mandatory a minimum capacitor value of $22 n F$. The pin 2 cannot be left open.

Figure 11a. Timing Diagram in Inhibit, overcurrent and turn off condition


Figure 11b. Start up sequence.


## Feedback disconnection

In case of feedback disconnection, the duty cycle increases versus the max allowed value bringing the output voltage close to the input supply. This condition could destroy the load.
To avoid this dangerous condition, the device is forcing a little current( $1.4 \mu \mathrm{~A}$ typical) out of the pin 8 ( $\mathrm{E} / \mathrm{A}$ Feedback). If the feedback is disconnected, open loop, and the impedance at pin 8 is higher than 3.5M Ohm, the voltage at this pin goes higher than the internal reference voltage located on the non-inverting error amplifier input, and turns-off the power device.

Figure 12. Soft start time(t2) vs Vo and Css


Figure 13. Output rising voltage with Css 56nF, $100 \mathrm{nF}, 220 \mathrm{nF}$.


## Zero load

In normal operation, the output regulation is also guaranteed because the bootstrap capacitor is recharged, cycle by cycle, by means of the energy flowing into the chocke.
Under light load conditions, this topology tends to operate in burst mode, with random repetition rate of the bursts.
An internal new function makes this device capable of keeping the output voltage in full regulation with 1 mA of load current only.
Between 1 mA and $500 \mu \mathrm{~A}$, the output is kept in regulation up to $8 \%$ above the nominal value.
Here the circuitry providing the control :

- 1- a comparator located on the bootstrap section is sensing the bootstrap voltage; when this is lower than 5 V , the internal power VDMOS is forced ON for one cycle and OFF for the next..
- 2- during this operation mode, i.e. $500 \mu \mathrm{~A}$ of load current, the $\mathrm{E} / \mathrm{A}$ control is lost. To avoid output overvoltages, a comparator with one input connected to pin 8, and the second input connected to a threshold $8 \%$ higher that nominal output, turns OFF the internal power device the output is reaching that threshold. When the output current, or rather, the current flowing into the choke, is lower than $500 \mu \mathrm{~A}$, that is also the consumption of the bootstrap section, the output voltage starts to increase, approaching the supply voltage.


## Output Overvoltage Protection (OVP)

The output overvoltage protection, OVP, is realised by using an internal comparator, which input is connected to pin 8, the feedback, that turns-off the power stage when the OVP threshold is reached.
This threshold is typically $8 \%$ higher than the feedback voltage.
When a voltage divider is requested for adjusting the output voltage, the OVP intervention will be set at:

$$
\mathrm{Vovp}=1.08 \cdot \mathrm{Vfb} \cdot(\mathrm{Ra}+\mathrm{Rb}) / \mathrm{Rb}
$$

where Ra is the resistor connected to the output.

## Power Stage

## AN1061 APPLICATION NOTE

The power stage is realised by a N-channel D-mos transistor with a Vdss in excess of 60V and typ. Rdson of 290 mOhm (measured at the device pins).
To minimise the Rdson, means also to minimise the conduction losses.
But also the switching losses have to be taken into consideration, mainly for the two following reasons:
a- they are affecting the system efficiency and the device power dissipation
b- because they generate EMI.

## TURN - ON

At turn-on of the power element, or better, the rise time of the current(di/dt) at turn-on is the most critical parameter to compromise.
At a first approach, it looks that the faster it is the rise time and the lower are the turn-on losses.
It's not completely true.
There is a limit, and it's introduce by the recovery time of the recirculation diode.
Above this limit, about 100A/usec, only drawbacks are obtained:
1- turn-on overcurrent is decreasing efficiency and system reliability
2- big EMI encreasing.
The L4978 has been developed with a special focus on this dynamic area.
An innovative and proprietary gate driver, with two different timings, has been introduced.
When the diode reverse voltage is reaching about 3 V , the gate is sourced with low current (see Figure14) to assure the complete recovery of the diode without generating unwanted extra peak currents and noise.
After this threshold, the gate drive current is quickly increased, producing a fast rise time till the peak current, so maintaining the efficiency very high.

## TURN - OFF

The turn-off behaviour, is shown at Figure14.
Figure 15 shows the details of the internal power stage and driver, where at Q2 is demanded the turnoff of the power switch, S.

## TYPICAL APPLICATION

Figure 16 shows the typical application circuit, where the input supply voltage, Vcc, can range from 8 to 55 V operating, and the output voltage adjustable from 3.3 V to 40 V .
The selected components, and in particular input and output capacitors, are able to sustain the device voltage ratings, and the corresponding RMS currents.
Electrical Specification
Input Voltage range 8V-55V
Output Voltage
$5.1 \mathrm{~V} \pm 3 \%$ (Line, Load and Temperature)
Output ripple 34 mV
Output Current range $1 \mathrm{~mA}-2 \mathrm{~A}$
Max Output Ripple current 20\% Iomax
Current limit 3A
Switching frequency 100 kHz
Target Efficiency
85\%@2A Vin = 55V
92\%@0.5A Vin = 12V

Main components description

Figure 14. Turn on and Turn off (pin 2, 3)


Figure 15. Power stage internal circuit.


## AN1061 APPLICATION NOTE

## INPUT CAPACITOR

The input capacitors have to be able to support the max input operating voltage of the device and the max rms input current.

Figure 16. Application Circuit


The input current is squared and the quality of these capacitors has to be very high to minimise its power dissipation generated by the internal ESR, improving the system reliability. Moreover, input capacitors are also affecting the system efficiency.
The max Irms current flowing through the input capacitors is:

$$
I_{\text {rms }}=I_{0} \cdot \sqrt{D-\frac{2 \cdot D^{2}}{\eta}+\frac{D^{2}}{\eta^{2}}}
$$

where $\eta$ is the expected system efficiency, $D$ is the duty cycle and lo the output dc current. This function reaches the maximum value at $D=0.5$ and the equivalent rms current is equal to lo/2.
The following diagram is the graphical representation of the above equation, with an estimated efficiency of $85 \%$ at different output currents.
The maximum and minimum duty cycles are:

Figure 17. Efficiency vs Output Current


$$
\begin{aligned}
& D_{\text {max }}=\frac{V_{0}+V_{f}}{V_{\text {in min }}+V_{f}}=0.66 \\
& D_{\text {min }}=\frac{V_{0}+V_{f}}{V_{\text {in max }}+V_{f}}=0.1
\end{aligned}
$$

where Vf is the freewheeling diode forward voltage.

This formula is not taking into account the power mos Rdson, considering negligible the inherent voltage drop, respect input and output voltages.
At full load, 2 A and $\mathrm{D}=0.5 \%$ the rms capacitor current to be sustained is of 1 A .
The selected EKE $220 \mu \mathrm{~F} / 63 \mathrm{~V}$ Roderstain is able to support this current.

Figure 18. Input Capacitance rms current vs duty cycle


Inductor Selection
The inductor ripple current is fixed at $20 \%$ of Iomax and is 0.4 A , the inductor needed is:

$$
L=\left(V_{o}+V_{f}\right) \cdot \frac{\left(1-D_{\min }\right)}{\Delta l_{0} \cdot f_{s w}}=126 \mu H \quad(e q 1)
$$

The $L \cdot I_{0}^{2}$ is 0.53 and the size core chose is 77120 $(125 \mu)$ Magnetics KoolM $\mu$ material. At full load the magnetising force is about 25 Oersted, so, in order to compensate a $30 \%$ reduction of inductance due to the DC current level, they are wiring 55 turns, which corresponds to $213 \mu \mathrm{H}$ of inductance at light load.
It is possible to graficate the Eq 1 as a function of Vo and Vinmax at 100 kHz and 200 kHz (see Figure 19a-b).

These curves are useful to define the inductor value immediately.

## -core losses

Core losses are proportional to the magnetic flux swing into the core material. To evaluate the flux swing is used the following formula:

$$
\Delta \mathrm{B}=\frac{\mathrm{L} \cdot \Delta \mathrm{l}_{\mathrm{o}}}{\mathrm{~N}_{\mathrm{o}} \cdot \mathrm{~A}_{\mathrm{le}} \cdot 10^{-4}}=477 \text { Gauss }
$$

where $A_{l e}$ is the core cross section [ $\left.\mathrm{m}^{2}\right]$.
The choosen core material family has an empirical equation to calculate the losses:

Figure 19a. Inductor needed as a function of maximum input voltage and output voltage at $\mathrm{f} \mathbf{s w}=100 \mathrm{kHz}$


Figure 19b. Inductor needed as a function of maximum input voltage and output voltage at $\mathrm{fsw}=200 \mathrm{kHz}$


## AN1061 APPLICATION NOTE

$$
\mathrm{P}_{\mathrm{l}}=\Delta \mathrm{B}^{2} \cdot \mathrm{f}_{\mathrm{sw}}{ }^{1.5} \cdot \mathrm{~V}_{\mathrm{l}}=180 \mathrm{~mW}
$$

Where VI is the core volume in $\mathrm{cm}^{3}, \Delta \mathrm{~B}$ is expressed in KGauss and $\mathrm{f}_{\text {sw }}$ in KHz . The core increasing temperature is:

$$
\Delta \mathrm{T}=\left(\frac{\mathrm{P}_{\mathrm{l}}}{13.6}\right)^{0.833}=8.5^{\circ} \mathrm{C}
$$

where Pl is expressed in mW .

## Output Capacitor

The selection of Cout is driven by the output ripple voltage required, $1 \%$ of Vo. This is defined by the output capacitance ESR and with the maximum ripple current ( 0.4 A ) the maximum ESR is:

$$
\mathrm{ESR}=\Delta \mathrm{V}_{0} / \Delta \mathrm{I}_{0}=0.051 / 0.4=127.5 \mathrm{~m} \Omega
$$

The selected capacitance is $330 \mu \mathrm{~F} / 35 \mathrm{~V}$ CG Sanyo with $\mathrm{ESR}=86 \mathrm{~m} \Omega$ and the ripple voltage is $0.67 \%$ of $V_{o}$ ( 34 mV ).
The drop due to a fast load variation of 1A produce an output drop of :

$$
\mathrm{ESR} \cdot \Delta \mathrm{I}_{0}=86 \mathrm{mV}
$$

that is the $1.6 \%$ of the output voltage.
Output capacitance has to support a load transient until the inductor current reaches the increased current. The output drop during an output current variation is:

$$
\begin{equation*}
\Delta \mathrm{V}_{\mathrm{o}}=\frac{\left(\Delta \mathrm{l}_{0}\right)^{2} \cdot \mathrm{~L}_{0}}{2 \cdot \mathrm{C}_{0} \cdot\left(\mathrm{~V}_{\mathrm{inmin}} \cdot \mathrm{D}_{\max }-\mathrm{V}_{\mathrm{o}}\right)} \tag{2}
\end{equation*}
$$

Figure 20. Output drop (\%) vs minimum input voltage

Where $\Delta l_{0}$ is the current load variation ( $0.5 A$ to $2 A$ ), $\mathrm{D}_{\text {max }}$ is the maximum duty cycle (0.95), $\mathrm{V}_{0}$ is 5.1 V and $L_{o}$ is $126 \mu \mathrm{H}$.
Equation 2, normalised by $\mathrm{V}_{\mathrm{o}}$ is represented in the following diagram( Figure 20) as a function of the minimum input voltage.
These curves are represented for different output capacitor $220 \mu \mathrm{~F}, 330 \mu \mathrm{~F}, 2 \times 330 \mu \mathrm{~F}$.
Compensation Network
The complete control loop block diagram is shown in Figure 21

The transfer functions described are:

Error amplifier and compensation block


$$
A_{(s)}=\frac{A_{v o} \cdot\left(1+s \cdot R_{c} \cdot C_{c}\right)}{s^{2} \cdot R_{0} \cdot C_{0} \cdot R_{c} \cdot C_{c}+s \cdot\left(R_{0} \cdot C_{c}+R_{0} \cdot C_{o}+R_{c} \cdot C_{c}\right)+1}
$$

$\mathrm{C}_{0}$ is the parallel between the output capacitance and the external capacitance of the Error Amplifier $\mathrm{R}_{\mathrm{c}}$ and $\mathrm{C}_{\mathrm{c}}$ are the compensation values

Figure 21. Block diagram compensation loop


LC filter

PWM gain

$$
A_{o(s)}=\frac{1+R_{\text {est }} \cdot C_{\text {out }} \cdot s}{L \cdot C_{\text {out }} \cdot\left(1+\frac{R_{\text {ess }}}{R_{L}}\right) \cdot s^{2}+\left(R_{\text {esr }} \cdot C_{\text {outt }} \frac{L}{R_{L}}\right) \cdot s+1}
$$

$$
\frac{V_{c c}}{V_{c t}}=\frac{V_{c c} \cdot 6}{V_{c c}-1} \approx 6
$$

where $\mathrm{V}_{\mathrm{ct}}$ is the peak to peak sawtooth oscillator.
Voltage divider
Figure 22. Error Amplifier Compensation Circuit


The Error Amplifier basic characteristics are:
Figure 23. Output Filter

$\mathrm{R}_{\mathrm{o}}=1.2 \mathrm{M} \Omega$
$\mathrm{A}_{\mathrm{vo}}=57 \mathrm{~dB}$
$\mathrm{Co}=220 \mathrm{pF}$
The poles and zeros value are:

$$
F_{o}=\frac{1}{2 \cdot \pi R_{\text {esr }} \cdot C_{\text {out }}}=\frac{1}{2 \cdot \pi \cdot 0.086 \cdot 330 \cdot 10^{-6}}=5.6 \mathrm{KHz}
$$

$$
\begin{gathered}
\mathrm{F}_{\mathrm{p}}=\frac{1}{2 \cdot \pi \cdot \sqrt{\mathrm{~L} \cdot \mathrm{C}_{\text {out }}}}=\frac{1}{2 \cdot \pi \cdot \sqrt{126 \cdot 10^{-6} \cdot 330 \cdot 10^{-6}}}=780 \mathrm{~Hz} \\
\mathrm{~F}_{\text {ocomp }}=\frac{1}{2 \cdot \pi \cdot \mathrm{R}_{\mathrm{c}} \cdot \mathrm{C}_{\mathrm{c}}}=\frac{1}{2 \cdot \pi \cdot 9.1 \cdot 10^{3} \cdot 22 \cdot 10^{-9}}=795 \mathrm{~Hz} \\
\mathrm{~F}_{\mathrm{p} 1}=\frac{1}{2 \cdot \pi \cdot \mathrm{R}_{0} \cdot \mathrm{C}_{\mathrm{c}}}=\frac{1}{2 \cdot \pi \cdot 1.2 \cdot 10^{6} \cdot 22 \cdot 10^{-9}}=6.032 \mathrm{~Hz} \\
\mathrm{~F}_{\mathrm{p} 2}=\frac{1}{2 \cdot \pi \cdot \mathrm{R}_{\mathrm{c}} \cdot \mathrm{C}_{0}}=\frac{1}{2 \cdot \pi \cdot 9.1 \cdot 10^{3} \cdot 220 \cdot 10^{-12}}=80 \mathrm{KHz}
\end{gathered}
$$

The compensation is realised choosing the Focomp nearly the frequency of the double pole due to the LC filter.
Using compensation network R1 $=9.1 \mathrm{~K}, \mathrm{C} 6=22 \mathrm{nF}$ and $\mathrm{C} 5=220 \mathrm{pF}$ obtain the Gain and Phase Bode plot of Figures 24-25. Is possible to omit C5 because does not influence the system stability but is useful only to reduce the noise. The cut off frequency and a phase margin are:

$$
\mathrm{Fc}=3.7 \mathrm{KHz} ; \quad \text { Phase margin }=21^{\circ}
$$

## APPLICATION IDEAS

## Compensation of voltage drop along the wires.

For supplying a remote load, without using sensing wires, the below application shows how to compensate the voltage drop along the wires.
If $R z$ is the total resistance of the line, fixing the resistor $R k$ (see Figure 1), to a value given by the below formula :

Figure 24. Gain Bode open loop plot


Figure 25. Phase Bode open loop plot


$$
\mathrm{R}_{\mathrm{k}}=\mathrm{R}_{2} \cdot \frac{\mathrm{R}_{\mathrm{z}}}{\mathrm{R}_{1}}
$$

the regulated load voltage, VL , is :

$$
V_{L}=R_{z} \cdot I_{q}+\left(R_{1}+R_{2}\right) \cdot \frac{1}{R_{2}} \cdot V_{\text {ref }}
$$

where V ref is the feedback voltage reference of 3.3 V and Iq is the device quiescent current (typ. 2.5 mA ).
The Cadd capacitor has to be chosen so that the frequency, given by $1 /[2 \pi$ Cadd•R1R2/(R1+R2)], is around two decades below the switching frequency.

It follows a table for Rk choice with, for example, a line resistance, Rz=0.50hm :

## AN1061 APPLICATION NOTE

Figure 27. Compensation of Voltage Drop along the Wires


Table for RK choice

| VIoad(V) | $\mathbf{R 1}(\Omega)$ | $\mathbf{R 2}(\Omega)$ | $\mathbf{R k}(\Omega)$ |
| :---: | :---: | :---: | :---: |
| 5.1 | 2.43 K | 4.7 K | 0.97 |
| 12 | 12.1 K | 4.7 K | 0.19 |
| 24 | 28.7 K | 4.7 K | 0.08 |

Figure 28. Output Voltage vs. Output Current


Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics
© 2000 STMicroelectronics - Printed in Italy - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.
http://www.st.com

