

# Designing with L4978, 2A High Efficiency DC-DC Converter

### by N. Tricomi and D. Arrigo


### INTRODUCTION

The L4978 is a 2A monolithic dc-dc converter, step- down, operating at fix frequency continuous mode. It is realised in BCD60 II technology, and it's available in two plastic packages, MINIDIP and SO16L. One direct fixed output voltage at 3.3V  $\pm$ 1% is available, adjustable for higher output voltage values, till 40V, by an external voltage divider.

The operating input supply voltage ranges from 8V to 55V, while the absolute value, with no load, is 60V. New internal design solutions and superior technology performance allow to generate a device with improved efficiency in all the operating conditions and with reduced EMI due to an innovative internal driving circuit, and reduced external component counts.

While internal limiting current and thermal shutdown are today considered standard protection functions, mandatory for a safe load supply, oscillator with voltage feedforward improves line regulation and overall control loop.

Soft-start avoids output overvoltages at turn-on, while, shorting this pin to ground, the device is completely disabled, going into zero consumption state.



### **DEVICE DESCRIPTION**

For a better understanding of the device and its working principles, a short description of the main building blocks is given here below, with packaging options and complete block diagram. Figure 1 shows the two packaging options, with the pin function assignments.

Figure 1. Pins connection.





Figure 2. Block diagram.



## Power supply & Voltage reference


The device is provided with an internal stabilised power supply (of about 12V typ.) that powers the analog and digital control blocks and the bootstrap section.

From this preregulator, a 3.3V reference voltage  $\pm 2\%$ , is internally available.

Oscillator and voltage feedforward.

Just one pin is necessary to implement the oscillator function, with inherent voltage feedforward.

### Figure 3. Oscillator internal circuit.




A resistor Rosc and a capacitor Cosc connected as shown in Figure 3, allow the setting of the desired switching frequency in agreement with the below formula:

$$F_{SW} = \frac{1}{R_{osc} \cdot C_{osc} \ln \left(\frac{6}{5}\right) + 100 \cdot C_{osc}}$$

Where  $F_{sw}$  is in kHz,  $R_{osc}$  in K $\Omega$  and  $C_{osc}$  in nF.

The oscillator capacitor, Cosc, is discharged by an internal mos transistor with 100 of Rdson (Q1) and during this period the internal threshold is set at 1V by a second mos, Q2. When the oscillator voltage capacitor reaches the 1V threshold, the output comparator turns off the mos Q1 and turns on the mos

#### Figure 4. Switching frequency vs. Rosc and Cosc.



**έτ**/

Q2, restarting the Cosc charge.

The oscillator block, shown in figure 4, generates a sawtooth wave signal that sets the switching frequency of the system.

This signal, compared with the output of the error amplifier, generates the PWM signal that will modulate the conduction time of the power output stage.

The way the oscillator has been integrated, does not require additional external components to benefit of the voltage feedforward function.

The oscillator peak-to-valley voltage is proportional to the supply voltage, and the voltage feedforward is operative from 8V to 55V of input supply.

$$\Delta V_{\rm osc} = \frac{V_{\rm CC} - 1}{6}$$

Also the  $\Delta V/\Delta t$  of the sawtooth is directly proportional to the supply voltage. As Vcc increases, the Ton time of the power transistor decreases in such a way to provide to

the chocke, and finally also the load, the product Voltxsec constant. Figure 5 shows how the duty cycle varies as a result of the change on the  $\Delta V/\Delta t$  of the sawtooth with the Vcc.







Figure 6. Maximum Duty Cycle vs Rosc and Cosc as parameter



The output of the error amplifier doesn't change in order to maintain the output voltage constant and in regulation.

With this function on board, the output response time is greatly reduced in presence of an abrupt change on the supply voltage, and the output ripple voltage at the mains frequency is greatly reduced too.

In fact, the slope of the ramp is modulated by the input ripple voltage, generally present in the order of some tens of Volt, for both off-line and dc-dc converters using mains transformers.

The charge and discharge time are approximable to:

$$T_{ch} = R_{osc} \cdot C_{osc} \cdot \ln(\frac{6}{5})$$

$$T_{dis} = 100 \cdot C_{osc}$$

The maximum duty cycle is a function of Tch, Tdis and an internal delay and is expressed by the equation:

$$D_{max} = \frac{R_{osc} \cdot C_{osc} \cdot ln(\frac{6}{5}) - 80 \cdot 10^9}{R_{osc} \cdot C_{osc} \cdot ln(\frac{6}{5}) + 100 \cdot C_{osc}}$$

and is represented in figure 6.

## **Current Protection**

The L4978 has two current limit levels, pulse by pulse and hiccup modes.

Increasing the output current till the pulse by pulse limiting current threshold (Ith1 typ. value of 3A) the

**Δγ**/

controller reduces the on-time till the value of  $T_B = 300$ ns that is a blanking time in which the current limit protection does not trigger. This minimun time is necessary to avoid undesirable intervention of the protection due to the spike current generated during the recovery time of the freewheeling diode. In this condition, because of this fixed balnking time, the output current is given by:

$$I_{max} = \frac{\left[V_{CC} \cdot T_B \cdot F_{sw} - V_f \cdot (1 - T_B \cdot F_{sw})\right]}{\left[R_0 + (R_D + R_L) \left(1 - T_B \cdot F_{sw}\right) + (R_{dson} + R_L)T_B \cdot F_{sw}\right]}$$

Where Ro is the load resistance, Vf is the diode forward voltage. RD and RL are the series resistance of, respectively, the freewheeling diode and the choke.

Typical output characteristics are represented in figure 7.1 and 7.2.


In fig 7.1, the pulse by pulse protection is sufficient to limit the current.

In fig 7.2 the pulse by pulse protection is no more effective to limit the current due to the minimun Ton fixed by the blanking time TB, and the hiccup protection intervenes because the output peak current reachs the relative threshold.

At the pulse by pulse intervention (point A) the output voltage drops because of the Ton reduction, and the current is almost constant. Going versus the short circuit condition, the current is only limited by the series resistances RD and RL (see relation above) and could reach the hiccup threshold (point B), set 20% higher than the pulse by pulse. Once the hiccup limiting current is operating, in output short circuit

condition, the delivered average output current decreases dramatically at very low values (point C).








Figure 8. Current Limit internal schematic circuit.




Figure 8 shows the internal current limiting circuitry. Vth1 is the pulse by pulse while Vth2 is the hiccup threshold.

The sense resistor is in series with a small mos realised as a partition of the main DMOS.

The Vth2 comparator (20% higher than Vth1) sets the soft start latch, initialising the discharge of the soft start capacitor with a constant current (about  $22\mu$ A). Reaching about 0.4V, the valley comparator resets the soft start latch, restarting a new recharge cycle.


Figure 9 Shows the typical waveforms of the current in the output inductor and the soft start voltage (pin 2).

During the recharging of the soft start capacitor, the Ton increases gradually and, if the short circuit is still present, when  $Ton>T_B$  and the output peak current reachs the threshold, the hiccup protection intervenes again. So, the value of the soft start capacitor must not be too high (in this case the Ton increases slowly thus taking much time to reach the  $T_B$  value) to avoid that during the soft start slope the current exceeds the limit before the protection activation.

The following diagrams of Figure 10a and Figure 10b show the maximum allowed soft-start capacitor as a function of the input voltage, inductor value and switching frequency. A minimun value of the soft start capacitance is necessary to guarantee, in short circuit condition, the functionality of the limiting current circuitry. Infact, with a capacitor too small, the frequency of the current peaks (see figure 9) is high and the mean current value in short circuit increases.



# Figure 7. 2. Output Characteristic



### Figure 9. Output current and soft-start voltage

Figure 10b. Maximum Soft Start Capacitance with  $f_{sw} = 200 \text{kHz}$ 





Figure 10a. Maximum Soft Start Capacitance with f<sub>SW</sub> = 100kHz



57

### Soft Start and Inhibit functions.

The soft start and the inhibit functions are realised using one pin only, pin2. Soft-start is requested to inizialise all internal functions with a correct start-up of the system without overstressing the power stage, avoiding the intervention of the current protection, and having an output voltage rising smoothly without output overshoots.

At Vcc Turn-on or having had an intervention of inhibit function, an initial  $5\mu$ A internal current generator starts to charge the soft-start capacitor, from 0V to about 1.8V. From this hysteretic threshold, a  $40\mu$ A current generator is activated, putting in off state the previous generator.

At this point, the output PWM starts, initiating the rising phase of the output voltage.


The soft-start capacitor is quickly discharged in case of:

- Thermal protection intervention
- Hiccup limiting current condition

• Supply voltage lower than UVLO off threshold.

The soft-start and inhibit schematic diagram is shown in figure 11.

#### Figure 11. Soft-Start and inhibit functions Internal Circuit .



At device turn-on, the soft-start capacitor has no charge, with 0V at its terminals.

From 0V to 1.8V, switch S3 is opened and S4 is closed.

Soft-start capacitor is charged with 5µA.

At 1.8V, comp1 change the output status, opening S4 and closing S3, and the device starts to generate the PWM signal, rising smothly the output voltage.

Till this moment, S2 is opened, S1 closed.

By closing S3, the soft-start capacitor is charged with 40µA reaching its saturation voltage.

This procedure is repeated at each Vcc turn-on.

Turning Vcc off, the soft-start capacitor is discharged with a constant  $10\mu A$  (S2 closed, S3 closed, S1 and S4 open), from the moment when Vcc is crossing the UVLO off threshold.

The final discharge value is 1.2V.

In case of the Css is discharged using an external grounded element when the voltage at Css reaches the threshold of 1.3V Comp2 resets the flip flop, S1 is closed, S2 is opened and the  $40\mu$ A current generator is activated.

The external switch, sinking some mA, discharges the soft-start under the 1.2V Comp1 threshold, opening S3 and closing S4. At this point the device is in disable, sourcing only  $5\mu$ A through pin 2.

When the external grounding element is removed, the device restarts charging the soft start capaci-

tance, initially, with 5µA till the voltage reaches the 1.8V threshold and Comp1 connects the 40µA charging current generator.

In case of thermal shutdown or overcurrent protection intervention the power is turned off and the flip flop turns off S2 and turns on S1. The soft-start is discharged till the voltage reaches the 1.3V threshold, and Comp2 resets the flip flop. S1 is closed, S2 is opened and the soft-start capacitance is charged again.

Figure 11a shows the systems signals during Inhibit, overcurrent and Vcc turn off.

t1 and t2 can be calculated by the following equations:


$$t1 = 0.36 \cdot Css; \ t2 = \frac{V_o}{Ich \cdot 6 \cdot D_{max}} \cdot C_{ss}$$


where Dmax is 0.95, Css is in  $\mu F$  and Ich is in  $\mu A$  .

Soft-start time (t2) versus output voltage and Css is shown in Figure 12.

Thanks to the voltage feedforward, the start-up time (t2) is not affected by the input voltage. Figure 13 shows the output voltage start-up using different soft-start capacitance values. It is mandatory a minimum capacitor value of 22nF. The pin 2 cannot be left open.

Figure 11a. Timing Diagram in Inhibit, overcurrent and turn off condition






8/19


### Feedback disconnection


In case of feedback disconnection, the duty cycle increases versus the max allowed value bringing the output voltage close to the input supply. This condition could destroy the load.

To avoid this dangerous condition, the device is forcing a little current  $(1.4\mu A \text{ typical})$  out of the pin 8 (E/A Feedback). If the feedback is disconnected, open loop, and the impedance at pin 8 is higher than 3.5M Ohm, the voltage at this pin goes higher than the internal reference voltage located on the non-inverting error amplifier input, and turns-off the power device.









### Zero load

In normal operation, the output regulation is also guaranteed because the bootstrap capacitor is recharged, cycle by cycle, by means of the energy flowing into the chocke.

Under light load conditions, this topology tends to operate in burst mode, with random repetition rate of the bursts.

An internal new function makes this device capable of keeping the output voltage in full regulation with 1mA of load current only.

Between 1mA and 500 $\mu$ A, the output is kept in regulation up to 8% above the nominal value.

Here the circuitry providing the control :

- 1- a comparator located on the bootstrap section is sensing the bootstrap voltage; when this is lower than 5V, the internal power VDMOS is forced ON for one cycle and OFF for the next..
- 2- during this operation mode, i.e. 500µA of load current, the E/A control is lost. To avoid output overvoltages, a comparator with one input connected to pin 8, and the second input connected to a threshold 8% higher that nominal output, turns OFF the internal power device the output is reaching that threshold. When the output current, or rather, the current flowing into the choke, is lower than 500µA, that is also the consumption of the bootstrap section, the output voltage starts to increase, approaching the supply voltage.

## Output Overvoltage Protection (OVP)

The output overvoltage protection, OVP, is realised by using an internal comparator, which input is connected to pin 8, the feedback, that turns-off the power stage when the OVP threshold is reached.

This threshold is typically 8% higher than the feedback voltage.

When a voltage divider is requested for adjusting the output voltage, the OVP intervention will be set at:

$$Vovp = 1.08 \cdot Vfb \cdot (Ra+Rb)/Rb$$

where Ra is the resistor connected to the output. **Power Stage** 



The power stage is realised by a N-channel D-mos transistor with a Vdss in excess of 60V and typ. Rdson of 290mOhm (measured at the device pins).

To minimise the Rdson, means also to minimise the conduction losses.

But also the switching losses have to be taken into consideration, mainly for the two following reasons:

a- they are affecting the system efficiency and the device power dissipation

b- because they generate EMI.

### TURN - ON

At turn-on of the power element, or better, the rise time of the current(di/dt) at turn-on is the most critical parameter to compromise.

At a first approach, it looks that the faster it is the rise time and the lower are the turn-on losses. It's not completely true.

There is a limit, and it's introduce by the recovery time of the recirculation diode.

Above this limit, about 100A/usec, only drawbacks are obtained:

1- turn-on overcurrent is decreasing efficiency and system reliability

2- big EMI encreasing.

The L4978 has been developed with a special focus on this dynamic area.

An innovative and proprietary gate driver, with two different timings, has been introduced.

When the diode reverse voltage is reaching about 3V, the gate is sourced with low current (see Figure 14) to assure the complete recovery of the diode without generating unwanted extra peak currents and noise.

After this threshold, the gate drive current is quickly increased, producing a fast rise time till the peak current, so maintaining the efficiency very high.

### **TURN - OFF**

The turn-off behaviour, is shown at Figure14.

Figure 15 shows the details of the internal power stage  $\,$  and driver, where at Q2 is demanded the turn-off of the power switch, S.

### **TYPICAL APPLICATION**

Figure 16 shows the typical application circuit, where the input supply voltage, Vcc, can range from 8 to 55V operating, and the output voltage adjustable from 3.3V to 40V.

The selected components, and in particular input and output capacitors, are able to sustain the device voltage ratings, and the corresponding RMS currents.

**Electrical Specification** 

Input Voltage range	8V-55V	
Output Voltage	5.1V $\pm$ 3% (Line, Load and Temperature)	
Output ripple	34mV	
Output Current range	1mA-2A	
Max Output Ripple current	20% lomax	
Current limit	3A	
Switching frequency	100kHz	
Target Efficiency	85%@2A Vin = 55V	
	92%@0.5A Vin = 12V	

Main components description







Figure 14. Turn on and Turn off (pin 2, 3)






57

### **INPUT CAPACITOR**

The input capacitors have to be able to support the max input operating voltage of the device and the max rms input current.

### Figure 16. Application Circuit



The input current is squared and the quality of these capacitors has to be very high to minimise its power dissipation generated by the internal ESR, improving the system reliability. Moreover, input capacitors are also affecting the system efficiency.

The max Irms current flowing through the input capacitors is:


$$I_{\text{rms}} = I_0 \cdot \sqrt{D - \frac{2 \cdot D^2}{n} + \frac{D^2}{n^2}}$$

where  $\eta$  is the expected system efficiency, D is the duty cycle and lo the output dc current. This function reaches the maximum value at D = 0.5 and the equivalent rms current is equal to lo/2.

The following diagram is the graphical representation of the above equation, with an estimated efficiency of 85% at different output currents.

The maximum and minimum duty cycles are:





$$D_{max} = \frac{V_o + V_f}{V_{in\,min} + V_f} = 0.66$$


$$D_{min} = \frac{V_o + V_f}{V_{in max} + V_f} = 0.1$$

where Vf is the freewheeling diode forward voltage.

57

This formula is not taking into account the power mos Rdson, considering negligible the inherent voltage drop, respect input and output voltages.

At full load, 2A and D = 0.5% the rms capacitor current to be sustained is of 1A. The selected EKE  $220\mu$ F/63V Roderstain is able to support this current.



Inductor Selection

The inductor ripple current is fixed at 20% of lomax and is 0.4A, the inductor needed is:

$$L = (V_o + V_f) \cdot \frac{(1 - D_{min)}}{\Delta I_o \cdot f_{sw}} = 126 \mu H \text{ (eq1)}$$

The L  $\cdot$  lo<sup>2</sup> is 0.53 and the size core chose is 77120 (125 $\mu$ ) Magnetics KoolM $\mu$  material. At full load the magnetising force is about 25 Oersted, so, in order to compensate a 30% reduction of inductance due to the DC current level, they are wiring 55 turns, which corresponds to 213 $\mu$ H of inductance at light load.

It is possible to graficate the Eq 1 as a function of Vo and Vinmax at 100kHz and 200kHz (see Figure 19a-b).

These curves are useful to define the inductor value immediately.


#### -core losses

Core losses are proportional to the magnetic flux swing into the core material. To evaluate the flux swing is used the following formula:

$$\Delta B = \frac{L \cdot \Delta I_o}{N_o \cdot A_{le} \cdot 10^{-4}} = 477 Gauss$$

where  $A_{le}$  is the core cross section  $[m^2]$ .

The choosen core material family has an empirical equation to calculate the losses:



$$P_I = \Delta B^2 \cdot f_{sw}^{1.5} \cdot V_I = 180 mW$$

Where VI is the core volume in cm<sup>3</sup>,  $\Delta B$  is expressed in KGauss and f<sub>sw</sub> in KHz. The core increasing temperature is:

$$\Delta T = \left(\frac{P_{1}}{13.6}\right)^{0.833} = 8.5 \,^{\circ}\text{C}$$

where PI is expressed in mW.

#### **Output Capacitor**

The selection of Cout is driven by the output ripple voltage required, 1% of Vo. This is defined by the output capacitance ESR and with the maximum ripple current (0.4A) the maximum ESR is:

$$ESR = \Delta V_0 / \Delta I_0 = 0.051 / 0.4 = 127.5 m \Omega$$

The selected capacitance is  $330\mu$ F/35V CG Sanyo with ESR =  $86m\Omega$  and the ripple voltage is 0.67% of V<sub>o</sub> (34mV).

The drop due to a fast load variation of 1A produce an output drop of :

$$\text{ESR} \cdot \Delta I_0 = 86 \text{mV}$$

that is the 1.6% of the output voltage.

Output capacitance has to support a load transient until the inductor current reaches the increased current. The output drop during an output current variation is:

$$\Delta V_{o} = \frac{(\Delta I_{o})^{2} \cdot L_{o}}{2 \cdot C_{o} \cdot (V_{inmin} \cdot D_{max} - V_{o})} \qquad Eq(2)$$

Where  $\Delta I_o$  is the current load variation (0.5A to 2A),  $D_{max}$  is the maximum duty cycle (0.95),  $V_o$  is 5.1V and  $L_o$  is 126 $\mu H$ .

Equation 2, normalised by Vo is represented in the following diagram(Figure 20) as a function of the minimum input voltage.

These curves are represented for different output capacitor  $220\mu$ F,  $330\mu$ F,  $2x330\mu$ F.


Compensation Network

The complete control loop block diagram is shown in Figure 21

The transfer functions described are:

Error amplifier and compensation block


Figure 20. Output drop (%) vs minimum input voltage



$$A_{(s)} = \frac{A_{vo} \cdot (1 + s \cdot R_c \cdot C_c)}{s^2 \cdot R_o \cdot C_o \cdot R_c \cdot C_c + s \cdot (R_o \cdot C_c + R_o \cdot C_o + R_c \cdot C_c) + 1}$$

 $C_{\rm 0}$  is the parallel between the output capacitance and the external capacitance of the Error Amplifier  $R_c$  and  $C_c$  are the compensation values

Figure 21. Block diagram compensation loop




LC filter

$$\begin{split} A_{o(s)} = & \frac{1 + R_{esr} \cdot C_{out} \cdot s}{L \cdot C_{out} \cdot (1 + \frac{R_{esr}}{R_L}) \cdot s^2 + (R_{esr} \cdot C_{out} + \frac{L}{R_L}) \cdot s + 1} \\ & \frac{V_{cc}}{V_{ct}} = \frac{V_{cc} \cdot 6}{V_{cc} - 1} \approx 6 \end{split}$$


**PWM gain** 

where  $V_{ct}$  is the peak to peak sawtooth oscillator. Voltage divider

## Figure 22. Error Amplifier Compensation Circuit



The Error Amplifier basic characteristics are:



57

 $R_{o} = 1.2M\Omega$  $A_{vo} = 57dB$  $C_{O} = 220pF$ 

The poles and zeros value are:

$$F_{o} = \frac{1}{2 \cdot \pi R_{esr} \cdot C_{out}} = \frac{1}{2 \cdot \pi \cdot 0.086 \cdot 330 \cdot 10^{-6}} = 5.6 \text{KHz}$$

15/19

$$F_{p} = \frac{1}{2 \cdot \pi \cdot \sqrt{L \cdot C_{out}}} = \frac{1}{2 \cdot \pi \cdot \sqrt{126 \cdot 10^{-6} \cdot 330 \cdot 10^{-6}}} = 780 \text{Hz}$$

$$F_{\text{ocomp}} = \frac{1}{2 \cdot \pi \cdot R_{c} \cdot C_{c}} = \frac{1}{2 \cdot \pi \cdot 9.1 \cdot 10^{3} \cdot 22 \cdot 10^{-9}} = 795 \text{Hz}$$

$$F_{p1} = \frac{1}{2 \cdot \pi \cdot R_o \cdot C_c} = \frac{1}{2 \cdot \pi \cdot 1.2 \cdot 10^6 \cdot 22 \cdot 10^{-9}} = 6.032 Hz$$

$$F_{p2} = \frac{1}{2 \cdot \pi \cdot R_c \cdot C_o} = \frac{1}{2 \cdot \pi \cdot 9.1 \cdot 10^3 \cdot 220 \cdot 10^{-12}} = 80 \text{KHz}$$

The compensation is realised choosing the Focomp nearly the frequency of the double pole due to the LC filter.

Using compensation network R1 = 9.1K, C6 = 22nF and C5 = 220pF obtain the Gain and Phase Bode plot of Figures 24-25. Is possible to omit C5 because does not influence the system stability but is useful only to reduce the noise. The cut off frequency and a phase margin are:

### **APPLICATION IDEAS**

Fa

(dB)

60

50

40

30

20

10

0

-10

-20


1

#### Compensation of voltage drop along the wires.

For supplying a remote load, without using sensing wires, the below application shows how to compensate the voltage drop along the wires.

If Rz is the total resistance of the line, fixing the resistor Rk (see Figure 1), to a value given by the below formula :





### Figure 25. Phase Bode open loop plot

$$R_k = R_2 \cdot \frac{R_z}{R_1}$$
 ,

the regulated load voltage, VL , is :


$$V_L = R_z \cdot I_q + (R_1 + R_2) \cdot \frac{1}{R_2} \cdot V_{ref}$$

where Vref is the feedback voltage reference of 3.3V and Iq is the device quiescent current (typ. 2.5mA).

The Cadd capacitor has to be chosen so that the frequency, given by  $1/[2\pi Cadd R1R2/(R1+R2)]$ , is around two decades below the switching frequency.

It follows a table for Rk choice with, for example, a line resistance, Rz=0.5Ohm :






# Figure 27. Compensation of Voltage Drop along the Wires

### Table for RK choice

Vload(V)	<b>R1(</b> Ω)	<b>R2(</b> Ω)	<b>Rk(</b> Ω)
5.1	2.43K	4.7K	0.97
12	12.1K	4.7K	0.19
24	28.7K	4.7K	0.08

# Figure 28. Output Voltage vs. Output Current



57

18/19

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

© 2000 STMicroelectronics - Printed in Italy - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco -Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com

